Electrical thrusters require high power and High Voltage (HV) of 300V to 2000V depending on the thruster technology. A converter suitable for this application should have a high power handling capability (full bridge converter) and a simple output stage (fly-back converter). Other desirable characteristics would be: simplicity, able to supply a wide range of loads, low stress on switches, high stability and galvanic isolation between input and the output power.
The Watkins-Johnson (W-J) topology is used mainly in HV applications due to the fact that its magnetic elements are on the input side. However the power output of this converter is constrained by the "single switch topology". Further downsides of the basic W-J topology are the relatively high voltage stress on the switching elements and the fact that is not galvanically isolated .
This paper will present a new topology of a Full Bridge Isolated Converter which is based on the W-J topology. Steady state behaviour in Continuous Current Mode (CCM) and in Discontinuous Current Mode (DCM) will be investigated. Dynamic performances of the converter will be investigated with the analysis of its transfer function. An equivalent circuit suitable for PSPICE simulations will be presented.
The topology presented potentially offers the following advantages which are suited to providing power conditioning to sub-systems which require high voltage and high power: x Simple output stage suitable for HV.
x Buck type transfer function, hence simple control scheme. x Low stress on components.
x Single stage converter x Suitable for modular high power converter due to the simplicity of the output stage
WATKINS-JOHNSON TOPOLOGY
In figures 1 and 2 the W-J topology and a practical realization of it is presented. 
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Figure 2. Watkins-Johnson topology practical realization
Its peculiarity is that energy is transferred from input to output during the ON time of M1, while during the OFF time the energy stored in the core of the mutual inductor L1 L2 is given back to the input source.
It can be shown that in CCM the conversion ratio is of the basic topology is (į refers to duty cycle):
Equation (1) is also valid for the practical realization of fig. 2 but only for CCM DQG į greater than 0.5.
For the practical realization of fig. 2 the max static voltage stress on the switching elements is 2*Vin. Considering that the input voltage for high power satellites is already 100V and could rise higher in the, this level of voltage stress can seriously limit the choice of power components. 
Figure 4. Watkins-Johnson followed by Full-Bridge stage
Despite the introduction of the isolation and the higher power handling capability of the converters in fig. 3 and 4, the conversion ratio is the same as for the basic topology except for a small modification introduced by the transformer ratio n=N p /N s where N p and N s are respectively the number of the primary and secondary turns of the transformer:
Also the maximum voltage stress on the switching elements is the same as the basic topology, i.e. 2*Vin.
Instead of simply cascading the Watkins-Johnson and a full bridge stage, we can "integrate" the two topologies, as depicted in figure 5. It can be seen that, at the cost of one extra diode on the primary side, the maximum voltage stress on the Mosfets is reduced from 2*Vin to Vin, making the converter suitable for systems based on power busses of 100V or higher. The last point, a simplified output stage, is extremely valuable in case of HV applications and makes this converter a promising candidate for applications like electrical propulsion where high power and high voltage are requested.
It can be also shown that the switches M2 and M4 could operate easily in Zero Voltage Switching (ZVS) mode. The weakest point of this converter is the high input AC current, which will require an adequate filter.
CONTINUOUS CURRENT MODE
In continuous current mode, there is always current circulating in the inductor. In this condition the converter operates in 4 phases here described by the names of the switches that are conducting. Referring to fig Even if the switches are different, phase 1 and 3 are essentially the same, so we can study the CVT considering only phase 1 and 2.
The circuits in phase 1 are depicted in fig. 6 where only the conducting switches have been included. To derive the conversion ratio we will apply the method of the inductor volt seconds balance and the capacitor charge balance under the small ripple approximation [1] .
We will use the following convention to distinguish between instantaneous, DC and AC values:
In Phase 1 (see fig.6 ) the governing equations are: Where i on is the inductor current, V ds is the voltage drop on the diode on the secondary side, R L the parasitic resistance of one inductor winding.
In Phase 2 (see fig.7 ) the governing equations are:
Where i off is the inductor current, L 12 is the inductance of the two windings in series of the mutual inductances, v L12 the voltage across L 12 ,V dp is the voltage drop on the diode on the primary side. We now enter in the tricky part of the analysis. In fact the value of the inductance changes between Phase 1 and 2 and in order to apply the principle of VoltSecond balance we have to express V L12 in terms of V L . Considering that:
(because doubling the number of turn on a core will increase the inductance by a factor of 2 2 ), and that at the transition times between Phase 1 and 2:
(because the energy in the inductance can't change instantaneously), we can write:
Substituting (8) and (9) 
We can now proceed with the Volt Second balance using (3) and (10) and charge balance using (4) and (6) only for the DC values of the concerned variables:
From (11) and (12) we can obtain the conversion ratio of the full bridge with the Watkins-Johnson topology, that, in the case the parasitic values R L , V dp and V ds are zero is:
The conversion ratio modelled by (13) has been plotted in fig.8 Figure &RQYHUVLRQ UDWLR 9RXW9LQį IRU Q
CONVERTER MAIN WAVEFORMS AND CHARACTERISTICS IN CONTINUOUS MODE
In fig. 9 the major waveforms of the converter in CCM are depicted with reference to the electrical scheme in figure 5 .
The major characteristics of the converter in CCM are reported here after. 
CONTINUOUS AND DISCONTINUOUS MODE BOUNDARY AND K crt and R crt
We know that this converter transfer the current in the inductor to the output only during phase 1, in phase 2 the inductor current goes back to the input source. Hence the average current of the inductor during phase 1 must be the same as the average output current corrected by the transformer ratio. We can then write:
Using (13) in (14) and rearranging we have:
On the other hand we know that at the boundary condition between CCM and DCM must be:
From the fig. 6 we can state that
:KHUH ǻ, on is the rise of current in the inductor during phase 1 (t on). Using (13) in (17) and rearranging we have:
Equation (16) 
Defining:
We have that we are in CCM if: 
Equation (24) predicts that for į . crt will be infinite so the converter will be always in DCM, which is FRUUHFW EHFDXVH IURP 9RXW LV ]HUR IRU į VR QR current in the inductor at all since the load is zero Watts.
)RU į . crt equation (25) loses its meaning and the converter will be always in DCM. Rearranging (22) we can define R crt =R crt (į).
Equation (27) has been plotted in fig. 10 , under the assumption of L=70uH, T=5us and n=3. The Y axis is R crt . In order to be in CCM, R of the load must be lower than R crt plotted.
Figure 10. Plot of R crt (į)for L=70uH, T=5us and n=3
CONVERTER MAIN WAVEFORMS AND CHARACTERISTICS IN DISCONTINUOUS CURRENT MODE
In the following figure the main waveforms of the converter in DCM are reported with reference to the electrical scheme in figure 5.
The major characteristics of the converter (Voltage and Current stress levels) in DCM are essentially the same as in CCM, as can be seen in figure 11 .
The converter gain in DCM is given by the following formula in the ideal case: Figure 8 shows measurements of Vout/Vin compared to duty cycle, measured at Vin = 100V, n=3, Pout=50W. It is observed that the measured results follow the derived formula, allowing for a slight error due to voltage drop in the output diodes.
Figure 11. Major waveforms of the converter in the switching period when in CCM (ideal case).
MEASUREMENTS
A breadboard of the converter in fig. 5 was configured in closed loop using a UC1825 PWM controller which utilises peak current control. The breadboard was designed for Vin=100V, Vout=30V, fsw=100kHz and max Pout=500W.
Although this topology has been identified as suitable for HV, for the first iteration a low 30V output voltage was selected in order to simplify the testing and debugging. Figure 12 shows some waveforms measured on the converter working at 113W. It is observed that the general shape of the measured waveforms corresponds to those found in Figure 9 . The discrepancies are due to parasitic effects, in particular, the ~1.8MHz damped oscillations (seen on the inductor current and V DS(M3) ) are due resonance of the transformer leakage inductance with the parasitic capacitance of the Mosfets. These oscillations can be reduced or removed using an RC snubber across each Mosfet. Figure 13 shows the efficiency curve of the breadboard, plotted from a selection of measurements from 15-500W. Above 50W the efficiency is higher than 91% and from 110W-190W it is >94.5%. Above about 380W the converter was operating at maximum duty cycle (96.5%), so without regulation and the output voltage gradually drops with increasing power demand. Note that the breadboard has not been optimised for its highest efficiency, improvements could be made by reducing leakage inductance and resistance in the magnetic components and by selection of different switching components. The stability of the converter topology is demonstrated using spectrum analysis which measured phase margin above 60deg and gain margin above 10dB throughout the output power range, including at low power (10W) in DCM. Two bode plots are given to show stability performance at 10W ( fig.14) and 200W (fig.15) . 
CIRCUIT EQUIVALENT MODELLING
We will discuss now a practical and valuable way to model our converter for closed loop simulations without passing through space state averaging and linearization.
Equation (3), (4) for the ON time and (10), (6) for the OFF time, allow us to define an "averaged" equivalent circuit suitable to be simulated in PSPICE.
Averaging equations (3), (4), and (10), (6) and the expressions of the input voltage get:
Rearranged and simplified they become
The equivalent circuit described by (31), (32) and (33) is depicted in fig. 16 . In the PSPICE model we see three areas: "input filter", "averaged switching cell" and "output filter". In the first and latter areas components can be added as wished without considering "averaging" their value.
When adding extra components in the averaged switching cell, we have to "average" them. For example if we want to add the parasitic capacitance of the output diodes, then the actual value to be used in the circuit will be n*D*Cds, where Cds is the capacitance of the secondary diodes.
Using the circuit of figure 16 it is easy simulate a closed loop converter and plot the transfer functions, enabling the study the transient response while modelling the input and output filters. It is worth noting that the circuit in fig. 16 is a non-linear circuit, and it describes both DC and AC behaviour.
CONCLUSIONS
x A Full Bridge DC/DC converter based on the Watkins-Johnson topology has been presented and its static characteristics and waveforms in CCM and DCM have been analytically derived.
x A breadboard have been built to verify the analytical work, to study its limitations and to verify the stability of the converter in voltage closed loop.
x An average PSPICE model of the converter in CCM has been also presented.
x The authors believe that this work has confirmed that the Full Bridge W-J converter is a strong candidate for converters for Electrical Propulsion units.
SUGGESTIONS FOR FUTURE WORK
Further work should be in the area of:
x loop stability (with current loop) x study the effect of the "parasitics" x efficiency optimization (conditions for partial ZVS operations) x HV output stage x develop a modular approach to increase output power
